

On-chip Current Sensing Circuit for Current-limited Minimum Off-time PFM Boost Converter

Yeong-Seuk Kim

School of Electrical and Electronic Engineering
University of Adelaide, SA 5005, Australia
on secondment from Department of Semiconductor
Engineering, Chungbuk National University, Cheongju,
Chungbuk, 361-763, Korea (e-mail: kimys@cbu.ac.kr)

Bo-Mi No and Jun-Sik Min

Department of Semiconductor Engineering, Chungbuk
National University, Cheongju, Chungbuk, 361-763, Korea.

Said Al-Sarawi and Derek Abbott

School of Electrical and Electronic Engineering, University
of Adelaide, SA 5005, Australia

Abstract—An on-chip current sensing circuit for current-limited minimum off-time pulse frequency modulation (PFM) boost converter is designed and verified by SPICE simulations. The current mirror pair, power and sensing MOSFETs with size ratio of K , is used in our on-chip current sensing circuit. Very low drain voltages of the current mirror pair should be matched to give accurate current sensing, so a folded-cascode opamp with a PMOS input pair is used in our design. Simulation results show that current sensing is accurate with properly frequency compensated opamp; over-compensation results in inaccuracies in current sensing.

Keywords—Boost converter, pulse frequency modulation, current-sensing circuit, minimum off-time, current-limited.

I. INTRODUCTION

There are two control topologies for DC-DC converters: the pulse width modulation (PWM) control and pulse frequency modulation (PFM) control [1]. For moderate to heavy loads, PWM controlled converters are usually used due to its higher efficiency. Also, PWM converters have less output ripple voltage and smaller external components (L and C) by choosing higher switching frequency. But, PWM converters require more than 2 external components for compensating the closed-loop feedback system. For example, 6 external components are required for type III frequency compensation of voltage-mode buck converter [2]. For light loads such as the application with power saving mode, the efficiency of PWM converters decreases due to switching and gate drive loss. In this case of light loads, the PFM controllers have higher efficiency compared to PWM converters because PFM converters use low switching frequency for light loads, therefore the switching loss can be minimized. Also PFM converters do not need explicit frequency compensation because compensation is done through changing the switching frequency. Therefore for the application such as portable equipment operating in the power saving mode, PFM converter is more suitable than PWM converter.

The current-limited minimum-off-time PFM [3] as shown in Fig. 1 is one of widely used PFM schemes because of its simpler topology and merits mentioned in the previous paragraph. In this PFM controller, the peak output current sensing is very important for reliable system operation and

there are lots of techniques to sense the peak MOSFET current. In this paper an on-chip current sensing circuit for the current-limited minimum-off-time PFM boost converter is designed and verified by SPICE simulations.




Fig. 1. Current-limited minimum off-time PFM.

II. CURRENT-LIMITED MINIMUM OFF-TIME PFM BOOST CONVERTER

The current-limited minimum-off-time PFM converter as shown in Fig. 1 has a simple topology compared to the PWM converters requiring the frequency compensation network. The output voltage is divided by resistors $R1$ and $R2$ and the voltage across $R2$ (the voltage at FB node) is applied to the error comparator of the PFM controller. If the voltage at FB node drops below the bandgap reference voltage, the output of error comparator goes high and sets the SR flip-flop to turn on the power MOSFET. The SR flip-flop can be reset to turn-off the power MOSFET by two conditions: the peak MOSFET current I_{max} reaching the critical point – maximum allowable current through the power MOSFET and the triggering of maximum on-time one-shot multivibrator. The maximum on-time one-shot multivibrator MV2 may not be necessary due to its dependence on maximum peak current by

IV. VERIFICATIONS USING SPICE SIMULATIONS

The on-chip current sensing circuit for the current-limited minimum off-time PFM boost converter was verified by SPICE simulations using the high-voltage 0.5 μm CMOS process. Design specifications of the boost converter are $V_{CC} = 5.0\text{ V}$, $V_{out} = 20\text{ V}$, and $I_{out} = 20\text{ mA}$. SPICE simulation results are shown in Figs. 3-7. Fig. 3 shows power MOSFET gate and boosted output voltages for the current-limited minimum off-time PFM boost converter with the on-chip current-sensing circuit. During initial pumping to the specified output voltage, the frequency of the MOSFET gate voltage is high and once the output voltage is reached to the target voltage, then its frequency becomes low, which enables to achieve enhanced efficiency at light loads. Note that the output voltage ripple is large due to the hysteresis window of the error comparator. This ripple can be reduced by decreasing the hysteresis window of the error comparator, but cannot be eliminated.




Fig. 3. MOSFET gate and output voltages for current-limited minimum off-time PFM boost converter with the on-chip current-sensing circuit.

Fig. 4 shows set and reset signals of the RS flip-flop, power MOSFET gate and output voltages during voltage boosting operation of the PFM boost converter. The maximum on-time is about 5 μs set by the $v=L*di/dt$ at maximum peak current of 0.5 A. The minimum off-time is about 0.3 μs set by the internal delay element using the capacitor and current source.

Fig. 5 shows the drain voltages of the power MOSFET M1 and current-sensing transistor M2. These voltages are exactly matched by the folded-cascode op-amp for accurate current-sensing. During the off-period the drain of M6 is shorted to ground by transistor M5. But due to the limited size of M5 the drain-source voltage of M5 is about several mV. Note that the maximum drain voltages of M1 and M2 are about 175 mV. This is why we should be careful when designing the op-amp. Parasitic bipolar transistors are used in [5], but in our design a simple PMOS differential input folded-cascode opamp is used.

Fig. 6 shows power MOSFET drain current and sensed current multiplied by the size factor K. This result verifies the operation of current sensing circuit for PFM boost converter. The op-amp needs frequency compensation for stable voltage-follower operation, but adequate compensation load capacitor

needs to be used to avoid any current-sensing inaccuracies (in our design, $C_L = 0.5\text{ pF}$), in case of over-compensation the current-sensing is not accurate. For example, in case of $C_L = 5\text{ pF}$ (it is good enough for compensation purpose), but Fig. 7




Fig. 4. Set and reset signals of the RS flip-flop, MOSFET gate and output voltages.




Fig. 5. Input voltages of opamp.




Fig. 6. Power MOSFET drain current and sensed current multiplied by the size factor K for $C_L = 0.5$ pF.




Fig. 7. Power MOSFET drain current and sensed current multiplied by the size factor K for $C_L = 5$ pF.

shows the current sensing circuit is not accurate.

V. SUMMARY

An on-chip current sensing circuit for current-limited minimum off-time PFM boost converter is designed and verified by SPICE simulations. SPICE simulations show that drain voltages of power and current-sensing MOSFETs are matched by the folded-cascode opamp and therefore sensed current multiplied by the size ratio is exactly equal to drain current of power MOSFET. It is also shown that too much frequency compensation of opamp in the current-sensing circuit gives inaccurate current-sensing. This current-sensing circuit for current-limited minimum off-time PFM boost converter can be used for the power supply with power saving mode.

REFERENCES

- [1] R. W. Erickson and D. Maksimovic, *Fundamentals of Power Electronics*, Norwell Mass: Kluwer Academic Publishers, 2001.
- [2] D. Mattingly, "Designing stable compensation networks for single phase voltage mode buck regulators," Intersil Technical Brief TB417.1, Dec. 2003.
- [3] C. F. Lee, "Monolithic CMOS power supply for OLED display driver / controller IC," Proceedings of the Fifth Hong Kong IEEE Workshop on Switch Mode Power Supplies, June 2002.
- [4] H. P. Forghani-zadeh and G. A. Rincon-Mora, "Current-sensing techniques for DC-DC converters," MWSCAS-2002, vol. 2, pp. II-577-II-580, Aug. 2002.
- [5] H. P. Forghani-zadeh and G. A. Rincon-Mora, "An accurate, continuous, and lossless self-learning CMOS current-sensing scheme for inductor-based DC-DC converters," IEEE J. of Solid-State Circuits, vol. 42, pp. 665-679, March 2007.
- [6] C. F. Lee and P. K. T. Mok, "A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique," IEEE J. of Solid-State Circuits, vol. 39, pp. 3-14, Jan. 2004.
- [7] C. Y. Leung, P. K. T. Mok and K. N. Leung, "A 1-V integrated current-mode boost converter in standard 3.3/5-V CMOS techniques," IEEE J. of Solid-State Circuits, vol. 40, pp. 2265-2274, Nov. 2005.
- [8] C. Y. Leung, P. K. T. Mok, K. N. Leung and M. Chan, "An integrated CMOS current-sensing circuit for low-voltage current-mode buck regulator," IEEE Trans. Circuits and Syst. II, vol. 52, pp. 394-397, July 2005.