BACK TO INDEX

CHiPTec Technical Reports: Andrew Beaumont-Smith
Internal reports
  1. Andrew Beaumont-Smith. MatRISC-1 Architecture Study and Design. CHiPTec Tech. Rep. CHIPTEC-99-02, The University of Adelaide, April 1999.


  2. Andrew Beaumont-Smith. IP Organisation and Instruction Set Architecture for the MDMA. CHiPTec Tech. Rep. CHIPTEC-97-04, The University of Adelaide, February 1997.


  3. Andrew Beaumont-Smith. MDMA Analysis. CHiPTec Tech. Rep. CHIPTEC-97-03, The University of Adelaide, February 1997.


  4. Andrew Beaumont-Smith. Proposal for Research. CHiPTec Tech. Rep. CHIPTEC-97-05, The University of Adelaide, February 1997.


  5. Andrew Beaumont-Smith. The Development of a MATRISC Processor. CHiPTec Tech. Rep. CHIPTEC-97-02, The University of Adelaide, February 1997.


  6. Andrew Beaumont-Smith and Kiet To. Multi-Dimensional Memory Array on a Two Dimensional Processing Element Array. CHiPTec Tech. Rep. CHIPTEC-97-01, The University of Adelaide, January 1997.


  7. Andrew Beaumont-Smith and Neil Burgess. Sub-nanosecond GaAs 32-bit Adder. CHiPTec Tech. Rep. CHIPTEC-96-01, The University of Adelaide, October 1996.


  8. A. Beaumont-Smith and K. Eshraghian. Comparison of gallium arsenide MESFET process technologies. CHiPTec Tech. Rep. GaAs-92-14, The University of Adelaide, August 1992.


  9. W. Marwood and A. Beaumont-Smith. The architecture and optimisation of systolic ring processors for matrix computations. CHiPTec Tech. Rep. GaAs-92-05, The University of Adelaide, March 1992.


  10. A. Beaumont-Smith, W. Marwood, C.C. Lim, and K. Eshraghian. Ultra high speed gallium arsenide systems: design methodology, CAD tools and architectures. CHiPTec Tech. Rep. GaAs-91-01, The University of Adelaide, March 1991.


  11. Andrew Beaumont-Smith. Gallium Arsenide Network Extractor GAASNET. CHiPTec Tech. Rep. GaAs-90-05, The University of Adelaide, December 1990.


  12. Andrew Beaumont-Smith. Gallium Arsenide Tutorial Exercise EGAS - NOR Gate. CHiPTec Tech. Rep. GaAs-90-03, The University of Adelaide, July 1990.


Audiovisual material
  1. Andrew Beaumont-Smith and Tse-Yu Yeh. Low-Power, High-Performance Architecture of the PWRficient Processor. CHiPTec Seminar CHIPTECSEM-07-01, PA SEMI, January 2007.



BACK TO INDEX




Disclaimer:

This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All person copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.

Les documents contenus dans ces répertoires sont rendus disponibles par les auteurs qui y ont contribué en vue d'assurer la diffusion à temps de travaux savants et techniques sur une base non-commerciale. Les droits de copie et autres droits sont gardés par les auteurs et par les détenteurs du copyright, en dépit du fait qu'ils présentent ici leurs travaux sous forme électronique. Les personnes copiant ces informations doivent adhérer aux termes et contraintes couverts par le copyright de chaque auteur. Ces travaux ne peuvent pas être rendus disponibles ailleurs sans la permission explicite du détenteur du copyright.




Last modified: Tue Feb 5 15:25:53 2008
Author: phillips.


This document was translated from BibTEX by bibtex2html