Next: Stacked Tape Carrier
Up: Vertical Interconnections in 3D
Previous: Vertical Interconnections in 3D
The following subsections will list interconnection techniques used to interconnect stacked chips using the stack periphery.
Next: Stacked Tape Carrier
Up: Vertical Interconnections in 3D
Previous: Vertical Interconnections in 3D
Said F.
Al-Sarawi,
Centre for High Performance Integrated Technologies and Systems (CHIPTEC),
Adelaide, SA 5005,
March 1997