next up previous contents
Next: AT&T Bell Lab. - Up: Examples of 3D Packaging Previous: AT&T - 3D DSP

Harris - 3D Memories

 

Harris company has developed a high density 3D module [38, 39, 40], shown in Figure gif, using their `Blind Castellation Interconnection' vertical interconnection method discussed in section gif. The Harris 3D memory module is considered as a flexible, versatile packaging scheme designed to meet most aerospace and avionics applications in a reliable and cost effective manner. For node control and fault tolerant enhancement they have included a Xilinx X3090 Field Programmable Gate Array (FPGA). Even though their stacking technique was demonstrated using memories, it can still accommodate multiple die types and sizes by customising the LTCC carriers around the specific combinations. ASICs, processors, controllers, and other devices may also be included in their stacking concept.

   figure1013
Figure: Harris 3D high density memory module.


next up previous contents
Next: AT&T Bell Lab. - Up: Examples of 3D Packaging Previous: AT&T - 3D DSP

Said F. Al-Sarawi,
Centre for High Performance Integrated Technologies and Systems (CHIPTEC),
Adelaide, SA 5005,
March 1997